

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/759,756	01/16/2004	Steven M Waldstein	06486.P001	8344
7590 11/23/2005		EXAMINER		
James C. Scheller, Jr.			TAN, VIBOL	
BLAKELY, SO	KOLOFF, TAYLOR & 2	AFMAN LLP		
Seventh Floor			ART UNIT	PAPER NUMBER
12400 Wilshire	Boulevard		2819	
Los Angeles, C	A 90025-1026		DATE MAILED: 11/23/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
10/759,756 WALDSTEIN			
Office Action Summary	Examiner	Art Unit	
	Vibol Tan	2819	
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet w	th the correspondence address	
A SHORTENED STATUTORY PERIOD FOR F WHICHEVER IS LONGER, FROM THE MAILIN - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUNI CFR 1.136(a). In no event, however, may a on. period will apply and will expire SIX (6) MON statute, cause the application to become Al	CATION. eply be timely filed ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status			
 Responsive to communication(s) filed on This action is FINAL. Since this application is in condition for all closed in accordance with the practice un 	This action is non-final. Iowance except for formal mat	·	
Disposition of Claims			
4) ☐ Claim(s) 1 and 2 is/are pending in the appending of the above claim(s) is/are with 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-2 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and application Papers 9) ☐ The specification is objected to by the Example 10) ☐ The drawing(s) filed on is/are: a) ☐	hdrawn from consideration. and/or election requirement. aminer.	by the Examiner.	
Applicant may not request that any objection to Replacement drawing sheet(s) including the call of the	orrection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d)).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for fo a) All b) Some * c) None of: 1. Certified copies of the priority documents of the certified copies of the priority documents. 3. Copies of the certified copies of the application from the International B * See the attached detailed Office action for the certified copies.	ments have been received. ments have been received in A priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage	
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SPaper No(s)/Mail Date	8) Paper No(s	ummary (PTO-413))/Mail Date Iformal Patent Application (PTO-152) 	

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05) Application/Control Number: 10/759,756 Page 2

Art Unit: 2819

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the *gate is relatively* short length relative to other gates in the CMOS circuit must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 1 and 2 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The specification fails to provide description of a gate size and structure to enhance its sensitivity to process, voltage and temperature variations thereby compensating the first bias current source for same; and the specification also fails to provide description of the gate is relatively short length relative to other gates in the CMOS circuit.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Sidiropoulos et al. (U. S. PAT. 6,573,779).

In claim 1, Sidiropoulos et al. teaches all claimed features in Figs. 3 and 4, a CMOS circuit comprising: a first gate reference voltage (37); a first bias current source

Art Unit: 2819

(I_{bias}); and a device (M_{bs1}) having its gate coupled to the first gate reference voltage (37), the device coupled in series with the first bias current source and having a gate size (one of inherent properties of a transistor).

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Sidiropoulos et al.

In claim 2, Sidiropoulos et al. teaches all claimed features in Figs. 3 and 4, the CMOS circuit of claim 1; with the exception of teaching wherein the size of the gate is a relatively short length relative to other gates in the CMOS circuit. It would have been an obvious matter of design choice to select the size of the gate to be relatively short length relative to other gates in the CMOS circuit, since such a modification would have involved a mere change in the size of a component. A change in size is generally recognized as being within the level of ordinary skill in the art. *In re Rose*, 105 USPQ 237 (CCPA 1955).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to select the size of the gate to be relatively short length relative to other gates in the CMOS circuit to change the threshold voltage level of the transistor in order to minimize leakage current.

Application/Control Number: 10/759,756

Art Unit: 2819

Response to Arguments

8. Applicant's arguments with respect to claims 1 and 2 have been considered but are most in view of the new ground(s) of rejection.

The new ground of rejection(s) has been set forth above, in light of further consideration.

In claim 1, the patentable weight was not given to the recitation of structure to enhance its sensitivity to process, voltage and temperature variations thereby compensating the first bias current source for same, since such recitation was not described in the specification.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

Application/Control Number: 10/759,756

Art Unit: 2819

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

VIBOL TAN PRIMARY EXAMINER Page 6